


Kerry Bernstein, et al.
(RAH) BUR920010207US1
1/4



10

REVIEWED
OK
JR
2-26-05



(Prior Art)

Figure 1


BUR920010207US1
2/4

REVIEWED

OK

Feb

2-26-05



EXAMPLE OF LOGIC CIRCUIT

Figure 2

```

Port:
  INPUT : A, B:
  OUTPUT: C
EndPort
Net:
  Net-1: pA, Xpa;
  Net-2: pB, Ypb;
  Net-3: Xpb, Ypa;
  Net-4: pC, Ypc;
EndNet;

```

(Prior Art)

EXAMPLE OF NET LIST

Figure 3

Reviewed "OK"

Kerry Bernstein, et al.
(RAH) BUR92001,0207US1
1/4

1-6-04

10





Figure 1 (Prior Art)

Reviewed "OK"

JSK
1-6-05

BUR920010207US1
2/4



EXAMPLE OF LOGIC CIRCUIT

Figure 2 (Prior Art)

Port:
INPUT : A, B;
OUTPUT: C
EndPort
Net:
Net-1: pA, Xpa;
Net-2: pB, Ypb;
Net-3: Xpb, Ypa;
Net-4: pC, Ypc;
EndNet;

EXAMPLE OF NET LIST

Figure 3 (Prior Art)